

US008890220B2

(12) United States Patent

Nathan et al.

(10) **Patent No.:** US 8,89

US 8,890,220 B2

(45) **Date of Patent:**

Nov. 18, 2014

(54) PIXEL DRIVER CIRCUIT AND PIXEL CIRCUIT HAVING CONTROL CIRCUIT COUPLED TO SUPPLY VOLTAGE

(71) Applicant: Ignis Innovation Inc., Waterloo (CA)

(72) Inventors: Arokia Nathan, Cambridge (GB);
Peyman Servati, Waterloo (CA); Kapil
Sakariya, Santa Clara (CA); Anil
Kumar, Kitchener (CA)

(73) Assignee: Ignis Innovation, Inc., Waterloo (CA)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/038,651

(22) Filed: Sep. 26, 2013

(65) **Prior Publication Data**

US 2014/0028217 A1 Jan. 30, 2014

Related U.S. Application Data

- (63) Continuation of application No. 13/089,622, filed on Apr. 19, 2011, now Pat. No. 8,664,644, which is a continuation of application No. 12/504,510, filed on Jul. 16, 2009, now abandoned, which is a continuation of application No. 11/220,094, filed on Sep. 6, 2005, now Pat. No. 7,569,849, which is a continuation-in-part of application No. 10/468,319, filed as application No. PCT/CA02/00173 on Feb. 18, 2002, now abandoned.
- (60) Provisional application No. 60/268,900, filed on Feb. 16, 2001.

(51)	Int. Cl.	
	H01L 27/088	(2006.01)
	G09G 3/32	(2006.01)
	H01L 27/12	(2006.01)
	H05B 33/08	(2006.01)
	G09G 3/00	(2006.01)
	H01L 27/32	(2006.01)
	H01L 27/28	(2006.01)
	H01L 29/786	(2006.01)

(52) **U.S. Cl.**

CPC H05B 33/0896 (2013.01); G09G 2300/0804

(58) Field of Classification Search

(56) References Cited

U.S. PATENT DOCUMENTS

4,354,162 A 10/1982 Wright (Continued)

FOREIGN PATENT DOCUMENTS

CA 1294034 1/1992

(Continued)

OTHER PUBLICATIONS

Ahnood et al.: "Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements"; dated Aug. 2009 (3 pages).

(Continued)


Primary Examiner — Nathan Ha

(74) Attorney, Agent, or Firm — Nixon Peabody LLP

(57) ABSTRACT

A pixel driver circuit for driving a light-emitting element and a pixel circuit having the pixel driver circuit are provided. The pixel driver circuit includes a data line, address lines, switch thin film transistors, feedback thin film transistors and drive thin film transistors. The pixel circuit may include an organic light emitting diode, which is driven by the pixel driver circuit.

8 Claims, 28 Drawing Sheets



US 8,890,220 B2 Page 2

(56)	Referen	ces Cited	6,531,713 B1		Yamazaki
	IIS PATENT	DOCUMENTS	6,559,594 B2 6,573,195 B1		Fukunaga et al. Yamazaki et al.
	U.S. TATENT	DOCUMENTS	6,573,584 B1		Nagakari et al.
4,758,831	A 7/1988	Kasahara et al.	6,576,926 B1		Yamazaki et al.
4,963,860			6,580,408 B1 6,580,657 B2		Bae et al. Sanford et al.
4,975,691 4,996,523		Bell et al.	6,583,775 B1		Sekiya et al.
5,051,739		Hayashida et al.	6,583,776 B2		Yamazaki et al.
5,222,082			6,587,086 B1		Koyama Nishi et al.
5,266,515 5,498,880		Robb et al. Lee et al.	6,593,691 B2 6,594,606 B2	7/2003	
5,589,847			6,597,203 B2	7/2003	Forbes
5,619,033	A 4/1997	Weisfield	6,611,108 B2		Kimura
5,648,276		Hara et al. Bassetti et al.	6,617,644 B1 6,618,030 B2	9/2003 9/2003	Yamazaki et al. Kane et al.
5,670,973 5,686,935		Weisbrod	6,641,933 B1		Yamazaki et al.
5,712,653	A 1/1998	Katoh et al.	6,661,180 B2		Koyama
5,714,968			6,661,397 B2 6,670,637 B2		Mikami et al. Yamazaki et al.
5,747,928 5,748,160		Shanks et al. Shieh et al.	6,677,713 B1	1/2004	
5,784,042		Ono et al.	6,680,577 B1		Inukai et al.
5,790,234		Matsuyama	6,687,266 B1 6,690,344 B1	2/2004 2/2004	Ma et al. Takeuchi et al.
5,815,303 5,870,071		Kawahata	6,693,388 B2		Oomura
5,874,803		Garbuzov et al.	6,693,610 B2	2/2004	
5,880,582		Sawada	6,697,057 B2 6,720,942 B2		Koyama et al. Lee et al.
5,903,248 5,917,280		Irwin Burrows et al.	6,734,636 B2		Sanford et al.
5,923,794		McGrath et al.	6,738,034 B2	5/2004	Kaneko et al.
5,952,789	A 9/1999	Stewart et al.	6,738,035 B1 6,771,028 B1	5/2004	Fan Winters
5,990,629		Yamada et al. Howard et al.	6,777,712 B2		Sanford et al.
6,023,259 6,069,365		Chow et al.	6,780,687 B2		Nakajima et al.
6,081,131	A * 6/2000	Ishii 326/68	6,806,638 B2		Lih et al.
6,091,203		Kawashima et al.	6,806,857 B2 6,809,706 B2		Sempel et al. Shimoda
6,097,360 6,144,222		Holloman Ho	6,809,710 B2*		Prache et al 345/82
	A * 12/2000	Starnes et al 365/200	6,859,193 B1		Yumoto
6,166,489		Thompson et al.	6,861,670 B1 6,873,117 B2		Ohtani et al. Ishizuka
6,177,915 6,225,846		Beeteson et al. Wada et al 327/215	6,873,320 B2		Nakamura
6,229,506		Dawson et al 345/82	6,878,968 B1		Ohnuma
6,229,508			6,909,114 B1 6,909,419 B2		Yamazaki Zavracky et al.
6,232,939 6,246,180		Saito et al. Nishigaki	6,919,871 B2	7/2005	
6,252,248		Sano et al.	6,937,215 B2	8/2005	
6,259,424		Kurogane	6,940,214 B1 6,943,500 B2		Komiya et al. LeChevalier
6,274,887 6,288,696		Yamazaki et al. Holloman	6,954,194 B2		Matsumoto et al.
6,300,928	B1 10/2001	Kim	6,956,547 B2		Bae et al.
6,303,963		Ohtani et al.	6,995,510 B2 6,995,519 B2		Murakami et al. Arnold et al.
6,306,694 6,307,322		Yamazaki et al. Dawson et al.	7,022,556 B1		Adachi
	B1 * 10/2001	Ogawa et al 327/276	7,023,408 B2		Chen et al.
6,316,786		Mueller et al.	7,027,015 B2 7,034,793 B2		Booth, Jr. et al. Sekiya et al.
6,320,325 6,323,631		Cok et al.	7,088,051 B1	8/2006	
6,323,832		Nishizawa et al.	7,106,285 B2		Naugler
6,345,085		Yeo et al.	7,116,058 B2 7,129,914 B2		Lo et al. Knapp et al.
6,348,835 6,365,917		Sato et al 327/543 Yamazaki	7,129,917 B2		Yamazaki et al.
6,373,453		Yudasaka	7,141,821 B1		Yamazaki et al.
6,384,427		Yamazaki et al.	7,193,589 B2 7,199,516 B2		Yoshida et al. Seo et al.
6,392,617 6,399,988		Gleason Yamazaki	7,220,997 B2		Nakata
6,414,661		Shen et al.	7,235,810 B1		Yamazaki et al.
6,420,758	B1 7/2002	Nakajima	7,245,277 B2 7,248,236 B2		Ishizuka Nathan et al.
6,420,834 6,420,988		Yamazaki et al. Azami et al.	7,248,230 B2 7,264,979 B2		Yamagata et al.
6,433,488		Bu	7,274,345 B2	9/2007	Imamura et al.
6,445,376	B2 9/2002	Parrish	7,274,363 B2		Ishizuka et al.
6,468,638		Jacobsen et al.	7,279,711 B1		Yamazaki et al.
6,489,952 6,501,098		Tanaka et al. Yamazaki	7,304,621 B2 7,310,092 B2		Oomori et al. Imamura
6,501,466		Yamagashi et al.	7,315,295 B2		Kimura
6,512,271	B1 1/2003	Yamazaki et al.	7,317,429 B2	1/2008	Shiraski et al.
6,518,594		Nakajima et al.	7,319,465 B2		Mikami et al.
6,524,895	ви и и и и и и и и и и и и и и и и и и	Yamazaki et al.	7,321,348 B2	1/2008	Cok et al.

US **8,890,220 B2**Page 3

(56)	Referei	nces Cited	2003/0030603 A1		Shimoda
11.0	DATENIT	DOCUMENTS	2003/0062524 A1 2003/0063081 A1		Kimura Kimura et al.
0.5.	PALENI	DOCUMENTS	2003/0005081 A1 2003/0076048 A1		Rutherford
7,339,636 B2	3/2008	Voloschenko et al.	2003/0090445 A1	5/2003	Chen et al.
7,355,574 B1		Leon et al.	2003/0090447 A1		Kimura
7,358,941 B2		Ono et al.	2003/0090481 A1		Kimura Libsch
7,402,467 B1		Kadono et al.	2003/0095087 A1 2003/0107560 A1		Yumoto et al.
7,414,600 B2 7,432,885 B2		Nathan et al. Asano et al.	2003/0111966 A1		Mikami et al.
7,474,285 B2		Kimura	2003/0112205 A1		Yamada
7,485,478 B2	2/2009	Yamagata et al.	2003/0122745 A1		Miyazawa
7,502,000 B2		Yuki et al.	2003/0140958 A1 2003/0151569 A1		Yang et al. Lee et al.
7,535,449 B2 7,554,512 B2	5/2009 6/2009	Miyazawa Steer	2003/0151305 A1		LeChevalier
7,569,849 B2		Nathan et al.	2003/0174152 A1	9/2003	Noguchi
7,619,594 B2	11/2009	Hu	2003/0179626 A1		Sanford et al.
7,619,597 B2		Nathan et al.	2003/0197663 A1		Lee et al. Suzuki 330/252
7,697,052 B1 7,825,419 B2		Yamazaki et al. Yamagata et al.	2003/0230980 A1		Forrest et al.
7,859,492 B2	12/2010		2004/0027063 A1		Nishikawa
7,868,859 B2	1/2011	Tomida et al.	2004/0056604 A1		Shih et al.
7,876,294 B2		Sasaki et al.	2004/0066357 A1 2004/0070557 A1		Kawasaki Asano et al.
7,948,170 B2 7,969,390 B2		Striakhilev et al. Yoshida	2004/0070337 A1 2004/0080262 A1		Park et al.
7,909,390 B2 7,995,010 B2		Yamazaki et al.	2004/0080470 A1		Yamazaki et al.
8,044,893 B2		Nathan et al.	2004/0090400 A1	5/2004	
8,378,362 B2		Heo et al.	2004/0108518 A1 2004/0113903 A1	6/2004	Jo Mikami et al.
8,493,295 B2 8,497,525 B2		Yamazaki et al. Yamagata et al.	2004/0113903 A1 2004/0129933 A1		Nathan et al.
8,519,392 B2 *		Yamazaki et al 257/57	2004/0130516 A1		Nathan et al.
2001/0002703 A1		Koyama	2004/0135749 A1		Kondakov et al.
2001/0004190 A1		Nishi et al.	2004/0145547 A1 2004/0150592 A1	7/2004	Oh Mizukoshi et al.
2001/0013806 A1* 2001/0015653 A1*		Notani	2004/0150592 A1 2004/0150594 A1		Koyama et al.
2001/0013033 A1 2001/0020926 A1	9/2001	De Jong et al 324/763 Kujik	2004/0150595 A1	8/2004	
2001/0026127 A1		Yoneda et al.	2004/0155841 A1	8/2004	
2001/0026179 A1	10/2001		2004/0174347 A1 2004/0174349 A1		Sun et al. Libsch
2001/0026257 A1	10/2001 10/2001	Kimura Urada	2004/01/4349 A1 2004/0183759 A1		Stevenson et al.
2001/0030323 A1 2001/0033199 A1*		Aoki 330/284	2004/0189627 A1		Shirasaki et al.
2001/0038098 A1		Yamazaki et al.	2004/0196275 A1	10/2004	
2001/0043173 A1		Troutman	2004/0201554 A1 2004/0207615 A1	10/2004	Saton Yumoto
2001/0045929 A1* 2001/0052606 A1		Prache et al 345/89 Sempel et al.	2004/0207013 A1 2004/0239596 A1		Ono et al.
2001/0052898 A1		Osame et al.	2004/0252089 A1	12/2004	Ono et al.
2002/0000576 A1		Inukai	2004/0257355 A1	12/2004	
2002/0011796 A1		Koyama	2004/0263437 A1 2005/0007357 A1	1/2004	Hattori Yamashita et al.
2002/0011799 A1 2002/0011981 A1		Kimura Kujik	2005/0007337 A1 2005/0035709 A1		Furuie et al.
2002/0011981 A1 2002/0015031 A1		Fujita et al.	2005/0067970 A1		Libsch et al.
2002/0015032 A1	2/2002	Koyama et al.	2005/0067971 A1	3/2005	
2002/0030528 A1		Matsumoto et al.	2005/0068270 A1 2005/0088103 A1		Awakura Kageyama et al.
2002/0030647 A1 2002/0036463 A1		Hack et al. Yoneda et al.	2005/0000105 A1 2005/0110420 A1		Arnold et al.
2002/0047852 A1		Inukai et al.	2005/0117096 A1		Voloschenko et al.
2002/0048829 A1		Yamazaki et al.	2005/0140598 A1		Kim et al.
2002/0050795 A1		Imura	2005/0140610 A1 2005/0145891 A1	7/2005	Smith et al. Abe
2002/0053401 A1 2002/0070909 A1		Ishikawa et al. Asano et al.	2005/0156831 A1		Yamazaki et al.
2002/0080108 A1		Wang	2005/0168416 A1		Hashimoto et al.
2002/0084463 A1		Sanford et al.	2005/0206590 A1		Sasaki et al.
2002/0101172 A1 2002/0101433 A1	8/2002		2005/0225686 A1 2005/0260777 A1		Brummack et al. Brabec et al.
2002/0101433 A1 2002/0113248 A1		McKnight Yamagata et al.	2005/0269959 A1		Uchino et al.
2002/0122308 A1		Ikeda	2005/0269960 A1		Ono et al.
2002/0130686 A1		Forbes	2005/0285822 A1		Reddy et al.
2002/0154084 A1		Tanaka et al.	2005/0285825 A1 2006/0007072 A1		Eom et al. Choi et al.
2002/0158823 A1 2002/0163314 A1		Zavracky et al. Yamazaki et al.	2006/0012310 A1		Chen et al.
2002/0180369 A1	12/2002	Koyama	2006/0027807 A1	2/2006	Nathan et al.
2002/0180721 A1	12/2002	Kimura et al.	2006/0030084 A1	2/2006	
2002/0186214 A1		Siwinski	2006/0038758 A1		Routley et al.
2002/0190332 A1 2002/0190924 A1		Lee et al. Asano et al.	2006/0066527 A1 2006/0092185 A1	3/2006 5/2006	Chou Jo et al.
2002/0190924 A1 2002/0190971 A1		Nakamura et al.	2006/0032183 A1 2006/0232522 A1		Roy et al.
2002/0195967 A1		Kim et al.	2006/0261841 A1	11/2006	Fish
2002/0195968 A1		Sanford et al.	2006/0264143 A1		Lee et al.
2003/0020413 A1	1/2003	Oomura	2006/0273997 A1	12/2006	Nathan et al.

(56)	Referen	nces Cited		JP JP	2002-268576	9/2002
U.S.	PATENT	DOCUMENTS		JP	2002-278513 2002-333862	9/2002 11/2002
2006/0284801 A1	12/2006	Yoon et al.		JP JP	2003-022035 2003-076331	1/2003 3/2003
2007/0001937 A1	1/2007	Park et al.		JP JP	2003-150082 2003-177709	5/2003 6/2003
2007/0001939 A1 2007/0008268 A1		Hashimoto et al. Park et al.		JP	2003-271095	9/2003
2007/0069998 A1	3/2007	Naugler et al.		JP JP	2003-308046 2005-057217	10/2003 3/2005
2007/0080905 A1 2007/0080906 A1		Takahara Tanabe		TW	485337	5/2002
2007/0080908 A1		Nathan et al. Kawachi et al.		TW TW	502233 538650	9/2002 6/2003
2007/0080918 A1 2007/0103419 A1		Uchino et al.		TW	569173	1/2004
2007/0182671 A1		Nathan et al.		WO WO	WO 94/25954 WO 9948079	11/1994 9/1999
2007/0273294 A1 2007/0285359 A1	12/2007	Nagayama Ono		WO	WO 01/27910 A	1 4/2001
2007/0296672 A1		Kim et al.		WO WO	WO 02/067327 A WO 03/034389 A	
2008/0042948 A1 2008/0055209 A1	3/2008	Yamashita et al. Cok		WO WO	WO 03/063124	7/2003 9/2003
2008/0074413 A1	3/2008	Ogura		WO	WO 03/077231 WO 03/105117	12/2003
2008/0088549 A1 2009/0032807 A1		Nathan et al. Shinohara et al.		WO WO	WO 2004/003877 WO 2004/034364	1/2004 4/2004
2009/0160743 A1	6/2009	Tomida et al.		WO	WO 2005/022498	3/2005
2009/0213046 A1 2010/0079711 A1	8/2009 4/2010	Nam Tanaka		WO WO	WO 2005/029455 WO 2005/055185	3/2005 6/2005
2010/0201721 A1*	8/2010	Koyama	345/690	WO	WO 2006/053424	5/2006
2010/0328294 A1 2011/0090210 A1		Sasaki et al. Sasaki et al.		WO WO	WO 2006/063448 A WO 2006/137337	. 6/2006 12/2006
2013/0112205 A1		Yamada		WO	WO 2007/003877 A	1/2007
EODEIC	NI DATE	NIT DOCLIMENTS		WO WO	WO 2007/079572 WO 2010/023270	7/2007 3/2010
		NT DOCUMENTS			OTHER P	UBLICATIONS
CA 2 249		11/1992 7/1998		Alexar	nder et al.: "Pixel circu	its and drive schemes for glass and
CA 2 368 CA 2 242		9/1999 1/2000				ated Jul. 2005 (9 pages).
CA 2 354	018	6/2000				ectrical Measurement Technology for
CA 2 436 CA 2 438		8/2002 8/2002			ensation, Inspection, an "; dated May 2010 (4 p	d Process Diagnostics of AMOLED
CA 2 483		12/2003				xel Circuit With Electronic Compen-
CA 2 463 CA 2498	8136	1/2004 3/2004				tion"; dated Mar. 2007 (4 pages).
	2396 3206	11/2004 3/2005				Comparator for Digital Calibration of Displays"; dated Jul. 2008 (5 pages).
CA 2472	2671	12/2005		Chaji	et al.: "A fast settling	current driver based on the CCII for
	7076 5782	1/2006 4/2006			LED displays"; dated De	ec. 2009 (6 pages). table Amorphous Silicon AMOLED
CN 1381	1032	11/2002 6/2006				V~O~L~E~D Shift Compensation";
EP 0 940		9/1999			May 2007 (4 pages).	-in1
EP 1 028 EP 1 103	3471 A	8/2000 5/2001				ving scheme for a-Si:H active-matrix isplays"; dated Jun. 2005 (4 pages).
EP 1 130	565 A1	9/2001		Chaji e	et al.: "A low-power hig	h-performance digital circuit for deep
EP 1 184 EP 1 194		3/2002 4/2002			eron technologies"; date	ed Jun. 2005 (4 pages). MOLED pixel circuit based on short-
EP 1 310	939	5/2003				TFTs"; dated Oct. 2005 (3 pages).
EP 1 335 EP 1 372	430 A1 136	8/2003 12/2003				ying Scheme and Pixel Circuit for
EP 1 381	019	1/2004			LED Displays"; dated Ju et al.: "A novel driving	scheme for high-resolution large-area
EP 1 418 EP 1 429	312 A	5/2004 6/2004		a-Si:H	AMOLED displays"; d	ated Aug. 2005 (4 pages).
EP 1 439 EP 1 465	520 5143 A	7/2004 10/2004			et al.: "A Stable Voltage LED Displays"; dated D	-Programmed Pixel Circuit for a-Si:H
EP 1 467		10/2004		Chaji e	et al.: "A Sub-μA fast-s	ettling current-programmed pixel cir-
EP 1 517 EP 1 521	290 203 A2	3/2005 4/2005			r AMOLED displays"; (dated Sep. 2007. In Simplified Optical Feedback Pixel
GB 2 205	431	12/1988			t for AMOLED Display	
JP 09 090 JP 10-153		4/1997 6/1998				chnique for DC and transient instabil-
JP 10-25 ²	4410	9/1998		2008.	iiii iiiii transistor cifcu	its for large-area devices"; dated Aug.
JP 11 231 JP 11-282		8/1999 10/1999		Chaji		e for stable operation of 2-TFT a-Si
JP 2000/056	5847	2/2000			LED pixel"; dated Apr. 2 et al.: "Dynamic-effec	2005 (2 pages). t compensating technique for stable
JP 2000-077 JP 2000-089	9198	3/2000 3/2000		a-Si:H	AMOLED displays"; d	ated Aug. 2005 (4 pages).
JP 2000-352 JP 2002-91		12/2000 3/2002			et al.: "Electrical Compo "; dated Dec. 2007 (3 pa	ensation of OLED Luminance Degra-
2002-9	.5,0	512002		antivil	, amou Dec. 2007 (3 pa	-0/

(56) References Cited

OTHER PUBLICATIONS

Chaji et al.: "eUTDSP: a design study of a new VLIW-based DSP architecture"; dated My 2003 (4 pages).

Chaji et al.: "Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors"; dated Feb. 2009 (8 pages).

Chaji et al.: "High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)"; dated Oct. 2001 (4 pages).

Chaji et al.: "High-precision, fast current source for large-area current-programmed a-Si flat panels"; dated Sep. 2006 (4 pages).

Chaji et al.: "Low-Cost AMOLED Television with IGNIS Compensating Technology"; dated May 2008 (4 pages).

Chaji et al.: "Low-Cost Stable a-Si:H AMOLED Display for Portable Applications"; dated Jun. 2006 (4 pages).

Chaji et al.: "Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display"; dated Jun. 2008 (5 pages).

Chaji et al.: "Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging"; dated Nov. 2008 (3 pages).

Chaji et al.: "Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays"; dated May 2007 (6 pages).

Chaji et al.: "Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family"; dated 2002 (4 pages).

Chaji et al.: "Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors"; dated May 2006 (4 pages).

Chaji et al.: "Stable Pixel Circuit for Small-Area High- Resolution a-Si:H AMOLED Displays"; dated Oct. 2008 (6 pages).

Chaji et al.: "Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback"; dated Feb. 2010 (2 pages).

Chaji et al.: "Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays"; dated 2008 (177 pages).

European Search Report and Written Opinion for Application No. 08 86 5338 mailed Nov. 2, 2011 (7 pages).

European Search Report for European Application No. EP 04 78 6661 dated Mar. 9, 2009.

European Search Report for European Application No. EP 05 75 9141 dated Oct. 30, 2009.

European Search Report for European Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).

European Search Report for European Application No. EP 07 71 9579 dated May 20, 2009.

European Search Report mailed Mar. 26, 2012 in corresponding European Patent Application No. 10000421.7 (6 pages).

Extended European Search Report mailed Apr. 27, 2011 issued during prosecution of European patent application No. 09733076.5 (13 pages).

Goh et al., "A New a-Si:H Thin Film Transistor Pixel Circul for Active-Matrix Organic Light-Emitting Diodes", IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, 4 pages.

International Search Report for International Application No. PCT/CA02/00180 dated Jul. 31, 2002 (3 pages).

International Search Report for International Application No. PCT/CA2004/001741 dated Feb. 21, 2005.

International Search Report for International Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).

International Search Report for International Application No. PCT/CA2005/001007 dated Oct. 18, 2005.

International Search Report for International Application No. PCT/CA2007/000652 dated Jul. 25, 2007.

International Search Report for International Application No. PCT/CA2008/002307, mailed Apr. 28, 2009 (3 pages).

International Search Report for International Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages)

International Search Report mailed Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (4 pages).

Jafarabadiashtiani et al.: "A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback"; dated 2005 (4 pages).

Lee et al.: "Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon"; dated 2006 (6 pages).

Ma e y et al: "Organic Light-Emitting Diode/Thin Film Transistor Integration for foldable Displays" Conference record of the 1997 International display research conference and international workshops on LCD technology and emissive technology. Toronto, Sep. 15-19, 1997 (6 pages).

Machine English translation of JP 2002-333862, 49 pages.

Matsueda y et al.: "35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver"; dated May 2004.

Nathan et al.: "Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays"; dated 2006 (16 pages).

Nathan et al.: "Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation"; dated Sep. 2009 (1 page).

Nathan et al.: "Driving schemes for a-Si and LTPS AMOLED displays"; dated Dec. 2005 (11 pages).

Nathan et al.: "Invited Paper: a -Si for AMOLED—Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)"; dated 2006 (4 pages).

Nathan et al.: "Thin film imaging technology on glass and plastic" ICM 2000, Proceedings of the 12th International Conference on Microelectronics, (IEEE Cat. No. 00EX453), Tehran Iran; dated Oct. 31-Nov. 2, 2000, pp. 11-14, ISBN: 964-360-057-2, p. 13, col. 1, line 11-48; (4 pages).

Nathan, et al., "Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic", IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.

Office Action issued in Chinese Patent Application 200910246264.4 Dated May 7, 2013; 8 pages.

Patent Abstracts of Japan, vol. 1997, No. 08, Aug. 29, 1997, & JP 09 090405 A, Apr. 4, 1997 Abstract.

Patent Abstracts of Japan, vol. 1999, No. 13, Nov. 30, 1999, & JP 11 231805 A, Aug. 27, 1999 Abstract.

Patent Abstracts of Japan, vol. 2000, No. 09, Oct. 13, 2000—JP 2000 172199 A, Jun. 3, 2000, abstract.

Patent Abstracts of Japan, vol. 2002, No. 03, Apr. 3, 2002 (Apr. 4, 2004 & JP 2001 318627 A (Semiconductor EnergyLab Do Ltd), Nov. 16, 2001, abstract, paragraphs '01331-01801, paragraph '01691, paragraph '01701, paragraph '01721 and figure 10.

Philipp: "Charge transfer sensing" Sensor Review, vol. 19, No. 2, Dec. 31, 1999, 10 pages.

Rafati et al.: "Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles"; dated 2002 (4 pages).

Safavaian et al.: "Three-TFT image sensor for real-time digital X-ray imaging"; dated Feb. 2, 2006 (2 pages).

Safavian et al.: "3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging"; dated Jun. 2006 (4 pages).

Safavian et al.: "A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging"; dated May 2007 (7 pages).

Safavian et al.: "A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging"; dated May 2008 (4 pages).

Safavian et al.: "Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy"; dated Aug. 2005 (4 pages).

Safavian et al.: "TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]"; dated Sep. 2005 (9 pages).

Sanford, James L., et al., "4.2 TFT AMOLED Pixel Circuits and Driving Methods", SID 03 Digest, ISSN/0003, 2003, pp. 10-13.

Stewart M. et al., "Polysilicon TFT technology for active matrix OLED displays" IEEE transactions on electron devices, vol. 48, No. 5; Dated May 2001 (7 pages).

Tatsuya Sasaoka et al., 24.4L; Late-News Paper: A 13.0-inch AM-Oled Display with Top Emitting Structure and Adaptive Current Mode Programmed Pixel Circuit (TAC), SID 01 Digest, (2001), pp. 384-387.

(56) References Cited

OTHER PUBLICATIONS

Vygranenko et al.: "Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition"; dated 2009.

Wang et al.: "Indium oxides by reactive ion beam assisted evaporation: From material study to device application"; dated Mar. 2009 (6 pages).


Written Opinion mailed Jul. 30, 2009 for International Application No. PCT/CA2009/000501 (6 pages).

Yi He et al., "Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays", IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.

Zhiguo Meng et al; "24.3: Active-Matrix Organic Light-Emitting Diode Display implemented Using Metal-Induced Unilaterally Crystallized Polycrystalline Silicon Thin-Film Transistors", SID 01 Digest, (2001), pp. 380-383.

* cited by examiner

Fig. 1






Fig. 3






Fig. 4





 $Fig. 6A \quad \text{(Prior Art)} \\ V_{\text{address}} \\ V_{\text{data}} \\ \hline T_1 \\ \vdots \\ \hline C_S \\ \vdots \\ \hline$

Fig. 6B (Prior Art)




Fig. 7A




Fig. 7B





Fig. 8






Fig. 9




Fig. 10





Fig. 11








Fig. 13










Fig. 16








Fig. 18

Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27




Fig. 28




Fig. 29





Fig. 30



PIXEL DRIVER CIRCUIT AND PIXEL CIRCUIT HAVING CONTROL CIRCUIT COUPLED TO SUPPLY VOLTAGE

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of and claims priority to U.S. patent application Ser. No. 13/089,622, filed Apr. 19, 2011, which is a continuation of U.S. patent application Ser. No. 12/504,510, filed Jul. 16, 2009, which is a continuation of U.S. patent application Ser. No. 11/220,094, filed Sep. 6, 2005, now U.S. Pat. No. 7,569,849, issued Aug. 4, 2009, which is a continuation-in-part of U.S. patent application Ser. No. 10/468,319, filed Jan. 23, 2004, which is the U.S. National Phase of PCT/CA02/00173, filed Feb. 18, 2002, which claims the benefit of U.S. Provisional Application 60/268,900, filed Feb. 16, 2001, all of which are incorporated herein by reference in their entireties.

FIELD OF INVENTION

The present invention relates to a display technology, and more particularly to a pixel driver circuit for driving a light- 25 emitting element and a pixel circuit having the pixel driver circuit.

BACKGROUND OF THE INVENTION

Organic light emitting diode (OLED) displays have gained significant interest recently in display applications in view of their faster response times, larger viewing angles, higher contrast, lighter weight, lower power, amenability to flexible substrates, as compared to liquid crystal displays (LCDs). 35 Despite the OLED's demonstrated superiority over the LCD, there still remain several challenging issues related to encapsulation and lifetime, yield, color efficiency, and drive electronics, all of which are receiving considerable attention.

Although passive matrix addressed OLED displays are 40 already in the marketplace, they do not support the resolution needed in the next generation displays, since high information content (HIC) formats are only possible with the active matrix addressing scheme.

Active matrix addressing involves a layer of backplane 45 electronics, based on thin film transistors (TFTs) fabricated using amorphous silicon (a-Si:H), polycrystalline silicon (poly-Si), or polymer technologies, to provide the bias voltage and drive current needed in each OLED based pixel. Here, the voltage on each pixel is lower and the current throughout 50 the entire frame period is a low constant value, thus avoiding the excessive peak driving and leakage currents associated with passive matrix addressing. This in turn increases the lifetime of the OLED.

In active matrix OLED (AMOLED) displays, it is important to ensure that the aperture ratio or fill factor (defined as the ratio of light emitting display area to the total pixel area) should be high enough to ensure display quality.

Conventional AMOLED displays are based on light emission through an aperture on the glass substrate where the 60 backplane electronics is integrated. Increasing the on-pixel density of TFT integration for stable drive current reduces the size of the aperture. The same happens when pixel sizes are scaled down. One solution to having an aperture ratio that is invariant on scaling or on-pixel integration density is to vertically stack the OLED layer on the backplane electronics, along with a transparent top electrode as shown in FIG. 2. In

2

FIG. 2, reference numerals S and D denote a source and a drain, respectively. This implies a continuous back electrode over the OLED pixel.

However, this continuous back electrode can give rise to parasitic capacitance, whose effects become significant when the electrode runs over the switching and other TFTs. The presence of the back electrode can induce a parasitic channel in TFTs giving rise to high leakage current. The leakage current is the current that flows between source and drain of the TFT when the gate of the TFT is in its OFF state.

SUMMARY OF THE INVENTION

It is an object of the invention to provide a system that obviates or mitigates at least one of the disadvantages of existing systems.

The present invention relates to a pixel driver circuit for driving a light-emitting element (e.g. OLED), and a pixel circuit having the pixel driver circuit.

In accordance with an aspect of the present invention, there is provided a pixel driver circuit, which includes: an address line; a data line; a switch thin film transistor, a first node of the switch transistor being connected to the data line and agate of the switch transistor being connected to the address line; a feedback thin film transistor, a first node of the feedback transistor being connected to the data line and a gate of the feedback transistor being connected to the address line; a reference thin film transistor, a drain of the reference transistor being connected to a second node of the feedback transistor, a gate of the reference transistor being connected to a second node of the switch transistor and a source of the reference transistor being connected to a ground potential; and a drive thin film transistor, a gate of the drive transistor being connected to the gate of the reference transistor.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; and an organic light emitting diode, the source of the drive transistor being connected to the ground potential and the drain being connected to the organic light emitting diode.

In accordance with a further aspect of the present invention, there is provided a pixel driver circuit, which includes: an address line; a data line; a switch thin film transistor, a first node of the switch transistor being connected to the data line and a gate of the switch transistor being connected to the address line; a feedback thin film transistor, a gate of the feedback transistor being connected to the address line and a second node of the feedback transistor being connected to a ground potential; a reference thin film transistor, a drain of the reference transistor being connected to a second node of the switch transistor, a gate of the reference transistor being connected to the second node of the switch transistor and a source of the reference transistor being connected to a first node of the feedback transistor; and a drive thin film transistor, a gate of the drive transistor being connected to the gate of the reference transistor.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; and an organic light emitting diode, the source of the drive transistor being connected to the ground potential and the drain being connected to the organic light emitting diode.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; and an organic light emitting diode, the source of the drive transistor being con-

nected to the organic light emitting diode and the drain being connected to a voltage supply.

In accordance with a further aspect of the present invention, there is provided a pixel driver circuit, which includes: an address line; a data line; a switch thin film transistor, a first 5 node of the switch transistor being connected to the data line and a gate of the switch transistor being connected to the address line; a feedback thin film transistor, a first node of the feedback transistor being connected to the data line and a gate of the feedback transistor being connected to the address line; 10 a reference thin film transistor, a drain of the reference transistor being connected to a second node of the feedback transistor, the gate of the reference transistor being connected to a second node of the switch transistor and a source of the reference transistor being connected to a ground potential; a 15 diode-use thin film transistor, a drain and a gate of the diodeuse transistor being connected to a potential, and a source of the diode-use transistor being connected to the second node of the feedback transistor; and a drive thin film transistor, a gate of the drive transistor being connected to the gate of the 20 reference transistor.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; and an organic light emitting diode, the source of the drive transistor being con- 25 nected to the ground potential and the drain being connected to the organic light emitting diode.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; and an organic light 30 emitting diode, the source of the drive transistor being connected to the organic light emitting diode, and the drain being connected to a voltage supply.

In accordance with a further aspect of the present invention, there is provided a pixel driver circuit for driving a 35 of dual-gate TFT for various top gate biases; colour pixel of a colour display, which includes: a first address line; a data line; a first switch thin film transistor, a first node of the first switch transistor being connected to the data line and a gate of the switch transistor being connected to the first address line; a feedback thin film transistor, a first node and a 40 pixel circuit of FIG. 6A; gate of the feedback transistor being connected to a second node of the first switch transistor and a second node of the feedback transistor being connected to a ground potential; a second switch thin film transistor, a source of the second switch transistor being connected to a second node of the first 45 switch transistor, a gate of the second switch transistor being connected to a second address line; a first drive thin film transistor, a gate of the first drive transistor being connected to a drain of the second switch transistor; a third switch thin film transistor, a source of the third switch transistor being con- 50 nected to the second node of the first switch transistor, a gate of the third switch transistor being connected to a third address line; a second drive thin film transistor, a gate, of the second drive transistor being connected to the drain of the third switch transistor; a fourth switch thin film transistor, a 55 the normalized shift in threshold voltage; source of the fourth switch transistor being connected to the second node of the first switch transistor, a gate of the fourth switch transistor being connected to a fourth address line; and a third drive thin film transistor, a gate of the third drive transistor being connected to the drain of the fourth switch 60 transistor.

In accordance with a further aspect of the present invention, there is provided a pixel circuit, which includes: the pixel driver circuit described above; a first organic light emitting diode, a source of the first drive transistor being con- 65 nected to the ground potential and a drain of the first drive transistor being connected to the first organic light emitting

diode; a second organic light emitting diode, a source of the second drive transistor being connected to the ground potential and a drain of the second drive transistor being connected to the second organic light emitting diode; and a third organic light emitting diode, a source of the third drive transistor being connected to the ground potential and a drain of the third drive transistor being connected to the third organic light emitting diode.

In accordance with a further aspect of the present invention, there is provided a pixel circuit which includes: a pixel driver circuit described above, a first organic light emitting diode associated with the first drive transistor; a second organic light emitting diode associated with the second drive transistor; and a third organic light emitting diode associated with the third drive transistor, the source of the first drive transistor being connected to the first organic light emitting diode, and a drain of the first drive transistor being connected to a voltage supply.

This summary of the invention does not necessarily describe all features of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the invention will become more apparent from the following description in which reference is made to the appended drawings wherein:

FIG. 1 shows variation of required pixel areas with mobility for 2-T and 5-T pixel drivers;

FIG. 2 shows a conventional pixel architecture for surface emissive a-Si:H AMOLED displays;

FIG. 3 shows a cross section view of a dual-gate TFT structure:

FIG. 4 shows forward and reverse transfer characteristics

FIG. 5 shows a panel architecture of a AMOLED display; FIG. 6A shows a pixel circuit including a conventional 2-T pixel driver circuit;

FIG. 6B shows input-output timing diagrams for the 2-T

FIG. 7A shows a pixel circuit including a 5-T pixel current driver circuit for an OLED display in accordance with an embodiment of the present invention;

FIG. 7B shows input-output timing diagrams of the 5-T pixel circuit of FIG. 7A;

FIG. 8 shows transient performance of the 5-T pixel current driver circuit of FIG. 7A for three consecutive write cycles;

FIG. 9 shows input-output transfer characteristics for the 2-T pixel driver circuit of FIG. 6A for different supply volt-

FIG. 10 shows input-output transfer characteristics for the 5-T pixel current driver circuit of FIG. 7A for different supply voltages;

FIG. 11 shows variation in OLED current as a function of

FIG. 12 shows a pixel circuit including a conventional 2-T polysilicon based pixel driver circuit having p-channel drive

FIG. 13 shows a pixel circuit including a 4-T pixel current driver circuit for an OLED display in accordance with a further embodiment of the present invention;

FIG. 14 shows a pixel circuit including a 4-T pixel current driver circuit for an OLED display in accordance with a further embodiment of the present invention;

FIG. 15 shows a pixel circuit including a 4-T pixel current driver circuit for an OLED display in accordance with a further embodiment of the present invention;

FIG. 16 shows a pixel circuit including a 4-T pixel current driver circuit for an OLED display in accordance with a further embodiment of the present invention;

FIG. 17 shows a pixel circuit including a pixel current driver circuit for a full color, OLED display in accordance 5 with a further embodiment of the present invention;

FIG. 18 shows a schematic diagram of the top gate and the bottom gate of a dual gate transistor where the top gate is electrically connected to the bottom gate;

FIG. 19 shows a pixel circuit including a 5-T pixel current driver circuit in accordance with a further embodiment of the present invention:

FIG. 20 shows a pixel circuit including a 4-T pixel current present invention;

FIG. 21 shows a pixel circuit including a 4-T pixel current driver circuit in accordance with a further embodiment of the present invention;

FIG. 22 shows a pixel circuit including a 4-T pixel current 20 driver circuit in accordance with a further embodiment of the present invention:

FIG. 23 shows a pixel circuit including a 4-T pixel current driver circuit in accordance with a further embodiment of the

FIG. 24 shows a pixel circuit including a pixel current driver circuit for a full color display in accordance with a further embodiment of the present invention;

FIG. 25 shows a pixel circuit including a 5-T pixel current driver circuit in accordance with a further embodiment of the 30 present invention;

FIG. 26 shows a pixel circuit including a 4-T pixel current driver circuit in accordance with a further embodiment of the present invention:

FIG. 27 shows a pixel circuit including a 4-T pixel current 35 driver circuit in accordance with a further embodiment of the present invention:

FIG. 28 shows a pixel circuit including a 4-T pixel current driver circuit in accordance with a further embodiment of the present invention:

FIG. 29 shows a pixel circuit including a 4-T pixel current driver circuit in accordance with a further embodiment of the present invention; and

FIG. 30 shows a pixel circuit including a pixel current driver circuit for a full color display in accordance with a 45 further embodiment of the present invention.

DETAILED DESCRIPTION

The following description is of a preferred embodiment.

The embodiments of the present invention are described using an OLED display. However, the embodiments of the present invention are applicable to any other displays, such as phosphorus displays, inorganic electroluminescent (EL), and LED displays. A pixel driver circuit in accordance with the 55 embodiments of the present invention includes a plurality of TFTs, which form a current mirror based pixel current driver for automatically compensating for the shift of threshold V_{th} of a drive TFT. The TFTs are formed in a current-programmed ΔV_T -compensated manner.

The pixel driver circuit is suitable for an OLED display. The OLED layer may be vertically stacked on the plurality of TFTs. The pixel driver circuit may be provided for monochrome displays or for full colour displays. The OLED may be a regular (P-I-N) stack OLED or an inverted (N-I-P) stack 65 OLED, and may be located at either the drain or source of the drive TFT(s)

The TFT may be an n-type TFT or a p-type TFT. The TFT may be, but not limited to, an amorphous silicon (a-Si:H) based TFT, a polysilicon-based TFT, a crystalline silicon based TFT, or an organic semiconductor based TFT.

Although amorphous Si does not enjoy equivalent electronic properties compared to poly-Si, it adequately meets many of the drive requirements for small area displays such as those used in pagers, cell phones, and other mobile devices. Poly-Si TFTs have one key advantage in that they are able to provide better pixel drive capability because of their higher mobility. Their higher mobility can be of the order of μ_{FE} ~100 cm²/Vs. " μ_{FE} " represents field effect mobility, which is typically used to evaluate how well a semiconductor can conduct. "Vs" is a unit where V stands for volt, and s stands for second. driver circuit in accordance with a further embodiment of the 15 This makes poly-Si highly desirable for large area (e.g. laptop size) Video Graphics Array (VGA) and Super VGA (SVGA) displays. The lower mobility associated with a-Si:H TFTs $(\mu_{FE}\sim 1 \text{ cm}^2/\text{Vs})$ is not a limiting factor since the drive transistor in the pixel can be scaled up in area to provide the needed drive current. The OLED drive current density is typically 10 mA/cm² at 10V operation to provide a brightness of 100 cd/m², which is the required luminance for most displays. For example, with an a-Si:H TFT mobility of 0.5 cm²/ Vs and channel length of 25 μm, this drive current require-25 ment translates into required pixel area of 300 μm², which adequately meets the requirements of pixel resolution and speed for some 3-inch monochrome display applications.

> FIG. 1 illustrates simulation results for the variation of the required pixel size with device mobility calculated for two types of drivers, which will be elaborated later, a conventional voltage-programmed 2-T pixel driver circuit (FIG. 6A) and a current-programmed, ΔV_T -compensated 5-T pixel driver circuit in accordance with an embodiment of the present invention (FIG. 7A)

In FIG. 1, the graph having a mark "■" represents the pixel size required by the 2T pixel driver circuit given a reference mobility of the TFT, and the graph having a mark "◆" represents the pixel size required by the 5T pixel driver circuit given a reference mobility of the TFT. In FIG. 1, " μ_0 " denotes 40 a reference mobility whose value is in the range 0.1 to 1 cm²/Vs.

For instance, the area of the pixel for the 2-T pixel driver (FIG. 6A) has the area of the switching transistors, the area of the drive transistor, and the area occupied by interconnects, bias lines, etc. In FIG. 1, the drive current and frame rate are kept constant at $10 \,\mu\text{A}$ and $50 \,\text{Hz}$, respectively, for a 230×230 array. It is clear that there is no significant savings in area between the 2-T and 5-T pixel drivers but the savings are considerable with increasing mobility. This stems mainly from the reduction in the area of the drive transistor where there is a trade-off between μ_{FE} and TFT aspect ratio, W/L (Width/Length).

In terms of threshold voltage (V_T) uniformity and stability, both poly-Si and a-Si:H share the same concerns, although in comparison, the latter provides far better spatial uniformity but not stability (ΔV_T) . Thus the inter-pixel variation in the drive current can be a concern in both cases, although clever circuit design techniques can be employed to compensate for ΔV_T hence improving drive current uniformity. In terms of 60 long-term reliability, it is not clear with poly-Si technology. Although there are already products based on a-Si:H technology for displays and imaging, the reliability issues associated with OLEDs may yet be different.

The fabrication processes associated with technology are standard and adapted from mainstream integrated circuit (IC) technology, but with capital equipment costs that are much lower. One of the main advantages of the a-Si:H technology is

that it has become a low cost and well-established technology, while poly-Si has yet to reach the stage of manufacturability. The technology also holds great promise for futuristic applications since deposition of a-Si:H, a-SiN_x:H, and TFT arrays can be achieved at low temperatures (≤120° C.) thus making 5 it amenable to plastic substrates, which is a critical requirement for mechanically flexible displays.

To minimize the conduction induced in all TFTs in the pixel by the back electrode, an alternate TFT structure based on a dual-gate structure is employed as shown in FIG. 7A. In 10 the dual gate TFT (e.g. FIG. 3), a top gate electrode is added to the TFT structure to prevent the OLED electrodes from biasing the a-Si:H channel area (FIG. 2). The voltage on the top gate can be chosen such so as to minimize the charge induced in the (parasitic) top channel of the TFT. The objective underlying the choice of the voltage on the top gate is to minimize parasitic capacitance in the driver circuits and leakage currents in the TFTs so as to enhance circuit performance. In what follows, the operation of the dual-gate TFT is described.

FIG. 3 illustrates the structure of a dual-gate TFT fabricated for this purpose, wherein reference numerals S and D denote a source and a drain, respectively. The fabrication steps are the same as of that of a normal inverted staggered TFT structure except that it requires a sixth mask for patterning the top gate. The length of the TFT may be around 30 μ m to provide enough spacing between the source and drain for the top gate. The width may be made large (e.g. 1600μ m) by interconnecting four TFTs with W=400 μ m (with four of these TFTs) in parallel to create a sizeable leakage current for measurement. A delay time is inserted in the measurement of the current to ensure that the measurement has passed the transient period created by defects in the a-Si:H active layer, which give rise to a time-dependent capacitance.

FIG. 4 shows results of static current measurements for 35 four cases: first when the top gate is tied to -10V, second when the top gate is grounded, third when the top gate is floating, and lastly when the top gate is shorted to the bottom gate. In FIG. 4, V_{tg} represents the bias voltage applied to the top gate of the TFT, and V_{bg} represents the voltage applied to 40 the bottom gate of the TFT.

With a floating top gate, the characteristics are almost similar to that of a normal single gate TFT. The leakage current is relatively high particularly when the top gate is biased with a negative voltage. The lowest values of leakage current are obtained when the top gate is pegged to either 0V or to the voltage of the bottom gate. In particular, with the latter the performance of the TFT in the (forward) sub-threshold regime of operation is significantly improved. This enhancement in sub-threshold performance can be explained by the forced shift of the effective conduction path away from the bottom interface to the bulk a-Si:H region due to the positive bias on the top gate. This in turn decreases the effect of the trap states at the bottom interface on the sub-threshold slope of the TFT.

It is noted that although the addition of another metal contact as the top gate reduces the leakage current of the TFT, it may potentially degrade pixel circuit performance by possible parasitic capacitances introduced by vertically stacking the OLED pixel. Thus the choice of top gate connection 60 becomes important. For example, if the top gates in the pixel circuit are connected to the bottom gates of the associated TFTs, this gives rise to parasitic capacitances located between the gates and the cathode, which can lead to undesirable display operation (due to the charging up of the parasitic capacitance) when the gate driver drives the TFT switch as illustrated in FIG. 5. On the other hand, if the top gates are

8

grounded, this results in the parasitic capacitance being grounded to yield reliable and stable circuit operation.

The OLED driver circuits considered here are the voltage-programmed 2-T driver of FIG. **6A**, and the current-programmed ΔV_T -compensated 5-T version of FIG. **7A**. The 5-T driver circuit is a significant variation of the previous designs, leading to reduced pixel area, reduced leakage, lower supply voltage, higher linearity (~30 dB), and larger dynamic range (~40 dB).

Before discussing the operation of the 5-T pixel driver circuit, the operation of the conventional voltage-driven 2-T pixel driver circuit will be described. FIG. **6A** shows a 2-T pixel circuit including the 2-T pixel driver circuit, an OLED and a capacitor C_s . The 2-T pixel driver includes two TFTs T_1 and T_2 . FIG. **6B** shows input-output timing chart of the 2-T pixel circuit of FIG. **6A**. I_{OLED} represents the current passing through the OLED element and transistor T_2 .

Referring to FIGS. **6A** and **6B**, when the address line is activated by $V_{address}$, the voltage on the data line (V_{data}) starts charging capacitor C_s and the gate capacitance of the driver transistor T_2 . Depending on the voltage on the data line, the capacitor charges up to turn the driver transistor T_2 on, which then starts conducting to drive the OLED with the appropriate level of current. When the address line is turned off, T_1 is turned off. However, the voltage at the gate of T_2 remains since the leakage current of T_1 is trivial in comparison. Hence, the current through the OLED remains unchanged after the turn off process. The OLED current changes only the next time around when a different voltage is written into the pixel.

FIG. 7A illustrates a 5-T pixel circuit having the 5-T pixel current driver circuit for an OLED display, an OLED, and a capacitor C. The 5-T pixel current driver circuit has five TFTs T_1 - T_5 . Unlike the 2-T pixel driver circuit of FIG. 6A, the data that is written into the 5-T pixel in this case is a current (I_{data}).

FIG. 7B shows input-output timing diagrams of the 5-T pixel circuit of FIG. 7A. Referring to FIGS. 7A and 7B, the address line voltage $V_{\it address}$ and the data line current $I_{\it data}$ are activated or deactivated simultaneously. When $V_{\it address}$ is activated, it forces T_1 and T_2 to turn on. T_1 immediately starts conducting but T₂ does not since T₃ and T₄ are off. Therefore, the voltages at the drain and source of T₂ become equal. The current flow through T1 starts charging the gate capacitor of transistors T₃ and T₅, like the 2-T driver. The current of these transistors starts increasing and consequently T₂ starts to conduct current. Therefore, T_1 's share of I_{data} reduces and T_2 's share of I_{data} increases. This process continues until the gate capacitors of T₃ and T₅ charge (via T₁) to a voltage that forces the current of T_3 to be I_{data} . At this time, the current of T_1 is zero and the entire I_{data} goes through T_2 and T_3 . At the same time, T₅ drives a current through the OLED, which is ideally equal to I_{data}*(W₅/W₃). (W₅/W₃) signifies a current gain where W₅ represents channel width of T₅, and W₃ represents channel width of T_3 . Now if I_{data} and $V_{address}$ are deactivated, 55 T_2 will turn off, but due to the presence of capacitances in T_3 and T₅, the current of these two devices cannot be changed easily, since the capacitances keep the bias voltages constant. This forces T_4 to conduct the same current as that of T_3 , to enable the driver T₅ to drive the same current into the OLED even when the write period is over. Writing a new value into the pixel then changes the current driven into the OLED.

The result of transient simulation for the 5-T current driver circuit of FIG. 7A is shown in FIG. 8. As can be seen, the circuit has a write time of $<70 \,\mu$ s, which is acceptable for most applications. The 5-T current driver circuit does not increase the required pixel size significantly (FIG. 1), since the sizes of T_2 , T_3 , and T_4 are scaled down. This also provides an internal

gain (W_5/W_3 =8), which reduces the required input current to <2 μA for 10 μA OLED current.

The transfer characteristics for the 2-T and 5-T driver circuits of FIGS. **6**A and **7**A are illustrated in FIGS. **9** and **10**, respectively, generated using reliable physically-based TFT 5 models for both forward and reverse regimes. A much improved linearity (~30 dB) in the transfer characteristics (I_{data}/I_{OLED}) is observed for the 5-T driver circuit due to the geometrically-defined internal pixel gain as compared to similar designs. In addition, there are two components 10 (OLED and T_5) in the high current path, which in turn decreases the required supply voltage and hence improves the dynamic range. According to FIG. **10**, a good dynamic range (~40 dB) is observed for supply voltage of 20V and drive currents in the range $I_{OLED} \le 10 \,\mu\text{A}$, which is realistic for high 15 brightness.

FIG. 11 illustrates variation in the OLED current with the shift in threshold voltage for the 2-T and 5-T driver circuits of FIGS. 6A and 7A.

In FIG. 11, the graph having a mark "■" represents the 20 OLED current when using the 2-T pixel driver circuit, and the graph having a mark "♦" represents the OLED current when using the 5-T pixel driver circuit.

The 5-T current driver circuit compensates for the shift in threshold voltage particularly when the shift is smaller than 25 10% of the supply voltage. This is because the 5-T current driver circuit is current-programmed. In contrast, the OLED current in the 2-T driver circuit changes significantly with a shift in threshold voltage. The 5-T current driver circuit described here operates at much lower supply voltages, has a 30 much larger drive current, and occupies less area.

The pixel architectures are compatible to surface (top) emissive AMOLED displays that enable high on-pixel TFT integration density for uniformity in OLED drive current and high aperture ratio. The 5-T driver circuit of FIG. 7A provides 35 on-pixel gain, high linearity (~30 dB), and high dynamic range (~40 dB) at low supply voltages (15-20V) compared to the similar designs (27V). The results described here illustrate the feasibility of using a-Si:H for 3-inch mobile monochrome display applications on both glass and plastic substrates. With the latter, although the mobility of the TFT is lower, the size of the drive transistor can be scaled up yet meeting the requirements on pixel area as depicted in FIG. 1.

As described above, the TFT may be, but not limited to, a polysilicon-based TFT. Polysilicon has higher electron and 45 hole mobilities than amorphous silicon. The hole mobilities are large enough to allow the fabrication of p-channel TFTs.

The advantage of having p-channel TFTs is that bottom emissive OLEDs can be used along with a p-channel drive TFT to make a good current source. One such circuit is shown 50 in FIG. 12. FIG. 12 illustrates a pixel circuit having a conventional 2-T polysilicon based pixel current driver circuit. The 2-T polysilicon based pixel current driver circuit has a p-channel drive TFT. In FIG. 12, T_1 and T_2 are p-channel TFTs.

In FIG. 12, the source of the p-type drive TFT is connected to V_{supply} . Therefore, Vgs, gate-to-source voltage, and hence the drive current of the p-type TFT is independent of OLED characteristics. In other words, the driver shown in FIG. 12 performs as a good current source. Hence, bottom emissive 60 OLEDs are suitable for use with p-channel drive TFTs, and top emissive OLEDs are suitable for use with n-channel TFTs.

The trade-off with using polysilicon is that the process of making polysilicon TFTs requires much higher temperatures 65 than that of amorphous silicon. This high temperature-processing requirement greatly increases the cost, and is not

10

amenable to plastic substrates. Moreover, polysilicon technology is not as mature and widely available as amorphous silicon. In contrast, amorphous silicon is a well-established technology currently used in liquid crystal displays (LCDs). It is due to these reasons that amorphous silicon combined with top emissive OLED based circuit designs is most promising for AMOLED displays.

Compared to polysilicon TFTs, amorphous silicon TFTs are n-type and thus are more suitable for top emission circuits as shown in FIG. 2, and doesn't preclude their use in full colour bottom emission circuits either. However, amorphous silicon TFTs have inherent stability problems due to the material structure. In amorphous silicon circuit design, the biggest hurdle is the increase in threshold voltage V_{th} after prolonged gate bias. This shift is particularly evident in the drive TFT of an OLED display pixel. This drive TFT is always in the 'ON' state, in which there is a positive voltage at its gate. As a result, its V_{th} increases and the drive current decreases based on the current-voltage equation below:

$$Ids = (\mu C_{ox}W/2L)(V_{os} - V_{th})^2$$
 (in Saturation region)

where Ids represents drain to source current; μ represents mobility; C_{ox} represents gate capacitance; W represents channel width; L represents channel length; V_{gs} represents gate to source voltage; and V_{th} represents threshold voltage.

In the display, this would mean that the brightness of the OLED would decrease over time, which is unacceptable. Hence, the 2-T driver circuits as described above are not practical for OLED displays, as they do not compensate for any increase in V_{th} .

By contrast, the current mirror based pixel current driver circuit illustrated in FIG. 7A automatically compensates for shifts in the V_{th} of the drive TFT in a pixel.

FIGS. 13-17 illustrate pixel circuits having pixel current driver circuits in accordance with further embodiments of the present invention. Each of the pixel circuits shown in FIGS. 13-16 includes a 4-T pixel current driver circuit, an OLED and a capacitor C_s . The pixel circuit shown in FIG. 17 includes a pixel current driver circuit, OLEDs, and capacitors C_s . While the pixel current driver circuits of FIGS. 13-16 are presented for a monochrome OLED display, the pixel current driver circuits of FIGS. 13-16 are, however, applicable to a full color display. The pixel current driver circuit of FIG. 17 is provided for a full colour, OLED display.

The pixel driver circuits of FIGS. 13-17 are current mirror based pixel driver circuits. All these circuits illustrated in FIGS. 13-17 have mechanisms that automatically compensate for the V_{th} shift of a drive TFT.

The pixel current driver circuit of FIG. 13 is a modification of the 5-T pixel driver circuit of FIG. 7A. The 4-T pixel current driver circuit of FIG. 13 has four TFTs, T₁-T₄. The 4-T pixel current driver circuit of FIG. 13 compensates for the shift of V_{th} of T₄. The 4-T pixel current driver circuit of FIG. 13 occupies a smaller area than that of the 5-T pixel current driver circuit, and provides a higher dynamic range. The higher dynamic range allows for a larger signal swing at the input, which means that the OLED brightness can be adjusted over a larger range.

The 4-T pixel current driver circuit of FIG. 14 has four TFTs, T_1 - T_4 , and has a lower discharge time. The 4-T pixel current driver circuit of FIG. 14 compensates for the shift of V_{th} of T_4 . The advantage of this circuit is that the discharge time of the capacitor C_s is substantially reduced. This is because the discharge path has two TFTs (as compared to three TFTs in the circuit of FIG. 13). The charging time remains the same. The other advantage is that there is an additional gain provided by this circuit because T_3 and T_4 do

not have the same source voltages. However, this gain is non-linear and may not be desirable in some cases.

The 4-T pixel current driver circuit of FIG. 15 has four TFTs, T₁-T₄. The 4-T pixel current driver circuit of FIG. **15** compensates for the shift of V_{th} of T_4 . This circuit does not 5 have the non-linear gain present in the pixel driver circuit of FIG. 14, since the source terminals of T_3 and T_4 are at the same voltage. It still maintains the lower capacitance discharge time, along with the other features of the circuit of FIG. 9.

The 4-T pixel current driver circuit of FIG. 16 has four TFTs, T₁-T₄. The 4-T pixel current driver circuit of FIG. **16** compensates for the shift of V_{th} of T_4 . This circuit forms the building block for the 3-colour RGB circuit shown in FIG. 17. It also has a low capacitance discharge time and high dynamic 15 sible cases are presented in Table 1. range.

The full colour circuit shown in FIG. 17 minimizes the area required by an RGB pixel on a display, while maintaining the desirable features like threshold voltage shift compensation, in-pixel current gain, low capacitance discharge time, and 20 high dynamic range. In FIG. 17, V_{blue} , V_{Green} , V_{Red} represent control signals for programming the blue, green, and red pixels, respectively. The pixel current driver circuit of FIG. 17 compensates for the shift of V_{th} of T_6 .

The circuits described above may be fabricated using nor- 25 mal inverted staggered TFT structures. The length and width of the thin film transistors may change depending on the maximum drive current required by the circuit and the fabrication technology used.

The pixel current driver circuits of FIGS. 7 and 13-17 use 30 n-type amorphous silicon TFTs. With the above structure on the a-Si:H current driver according to the embodiments of the present invention, the charge induced in the top channel of the TFT is minimized, and the leakage currents in the TFT is minimized so as to enhance circuit performance.

However, polysilicon technology may be applied to the pixel current driver circuits using p-type or n-type TFTs. These circuits, when made in polysilicon, can compensate for the spatial non-uniformity of the threshold voltage. The p-type circuits are conjugates of the above-mentioned circuits 40 and are suitable for the bottom emissive pixels.

In FIGS. 6A, 7A, and 12-17, the TFT having dual gates is shown, where the dual gate includes a top gate and a bottom gate. The top gate may be grounded (for example, in FIGS. 6A, 7A and 12-17), or electrically tied to a bottom gate (FIG. 45)

The dual-gate TFTs are used in the above-mentioned circuits to enable vertical integration of the OLED layers with minimum parasitic effects. However, the above-mentioned circuits compensate for the V_{th} shift when the circuits comprise single-gate TFTs.

FIGS. 19-24 illustrate pixel current driver circuits having single-gate TFTs. FIGS. 19-24 correspond to FIGS. 7A and 13-17, respectively.

For example, the pixel current driver circuit of FIG. 19 55 contains single-gate TFTs having a switch TFT T₁, a feedback TFT T₂, a reference TFT T₃, a diode-use TFT T₄, and a drive TFT T₅. The pixel current driver circuit of FIG. 20 contains single-gate TFTs having a switch TFT T₁, a feedback TFT T₂, a reference TFT T₃, and a drive TFT T₄. The 60 pixel current driver circuit of FIG. 22 contains single-gate TFTs having a feedback TFT T₁, a switch TFT T₂, a reference TFT T₃, and a drive TFT T₄. The pixel current driver circuit of FIG. 24 contains single-gate TFTs having switch TFTs T_1 , T_3 , T₄, T₅, a feedback TFT T₂, and drive TFT T₆, T₇, T₈.

The driving scheme and operation of the pixel driver circuits of FIGS. 19-24 are same as those of FIGS. 7A and 13-17. 12

The major difference between the pixel current driver circuit having dual-gate TFTs and the pixel current driver circuit having single-gate TFTs is that the pixel current driver circuit having the dual-gate TFTs utilize a better TFT design which minimizes the leakage currents in the TFTs, thus enhancing circuit performance. However, the single-gate TFTs are the standard and preferred design in industry.

In FIGS. 19-24, n-type TFTs are shown. However, the pixel current driver circuits having single-gate TFTs may include p-type TFTs. Pixel driver circuits with p-type TFTs are shown in FIG. 25-30, where the circuits for FIGS. 25-30 are analogous to those of FIG. 19-24, respectively.

With regard to the current driver circuits of FIGS. 19-30 the OLEDs can be either non-inverted or inverted. The four pos-

TABLE 1

	Possible OLED connections.					
0		Bottom Emission	Top Emission			
	OLED connected at source of drive TFT	Reduced aperture ratio Regular OLED - transparent anode OLED current depends on	Large aperture ratio Regular OLED - transparent cathode. OLED current depends			
5		OLED voltage which changes with aging - undesirable location Safeguards against small variation in drive current by source	on OLED voltage which changes with aging - undesirable location Safeguards against small variation in drive current by source			
0	OLED connected at drain of drive TFT	degeneration Reduced aperture ratio inverted OLED - transparent cathode OLED current independent of OLED voltage	degeneration Large aperture ratio Inverted OLED - transparent anode OLED current Independent of OLED voltage			
5						

The present invention has been described with regard to one or more embodiments. However, it will be apparent to persons skilled in the art that a number of variations and modifications can be made without departing from the scope of the invention as defined in the claims.

What is claimed is:

- 1. A control circuit coupled to a supply voltage, comprising a load and a first transistor coupled in series to said supply voltage, said first transistor having a gate and the load having a diode configuration and being connected to a terminal of the first transistor other than the gate,
 - a second transistor directly connected to said gate of said first transistor for connecting a bias line to the said gate,
 - a third transistor directly connected to a node between said load and said first transistor, wherein during a programming operation the second transistor and the third transistor are on, the third transistor controlling the voltage at said node so that the load is off during the programming operation, and wherein during a driving operation the second and third transistors are off.
- 2. The control circuit of claim 1 which includes a second load and a fourth transistor coupled in series to said supply voltage, said fourth transistor having a gate coupled to said second transistor.
- 3. The control circuit of claim 1, wherein the load is a diode-connected transistor.
- 4. The control circuit of claim 1, further comprising a driver connected to a light emitting device, and wherein during the driving operation the driver is turned on to cause the light emitting device to emit light.

5. The control circuit of claim **4**, wherein the driver is a fourth transistor and a gate of the fourth transistor is connected between the first and second transistors.

- **6**. The control circuit of claim **1**, wherein during the programming operation, a voltage at a drain terminal and a 5 source terminal of the third transistor becomes equal.
- 7. The control circuit of claim 1, wherein a gate of the third transistor is connected to a first line and a terminal of the second transistor other than a gate of the second transistor is connected to a second line different from the first line.
- **8**. The control circuit of claim **7**, wherein during the driving operation, a current conducted by the driver is substantially the same as that of the first transistor after the second and third transistors are turned off.

* * * *



专利名称(译)	像素驱动电路和像素电路具有耦合到电源电压的控制电路					
公开(公告)号	<u>US8890220</u>	公开(公告)日	2014-11-18			
申请号	US14/038651	申请日	2013-09-26			
[标]申请(专利权)人(译)	伊格尼斯创新公司					
申请(专利权)人(译)	IGNIS创新INC.					
当前申请(专利权)人(译)	IGNIS创新,INC.					
[标]发明人	NATHAN AROKIA SERVATI PEYMAN SAKARIYA KAPIL KUMAR ANIL					
发明人	NATHAN, AROKIA SERVATI, PEYMAN SAKARIYA, KAPIL KUMAR, ANIL					
IPC分类号	H05B33/08 H01L29/786 H01L27/088 H01L27/12 G09G3/00 G09G3/32 H01L27/32 H01L27/28					
CPC分类号	G09G3/00 H01L27/283 G09G3/3241 H05B33/0896 G09G2300/0804 H01L29/78648 G09G2300/0842 G09G3/3233 G09G2320/0223 H01L27/3244 H01L27/3276 H01L27/12 G09G2300/0819 G09G2320 /0204 G09G2320/045 H03K17/162 H03K17/6871 H05B45/60					
代理机构(译)	尼克松皮博迪律师事务所					
优先权	11/220094 2009-08-04 US PCT/CA2002/000173 2002-02-18 60/268900 2001-02-16 US	WO				
其他公开文献	US20140028217A1					
外部链接	Espacenet USPTO					

摘要(译)

提供了一种用于驱动发光元件的像素驱动电路和一种具有该像素驱动电路的像素电路。像素驱动电路包括数据线,地址线,开关薄膜晶体管,反馈薄膜晶体管和驱动薄膜晶体管。像素电路可以包括有机发光二极管,其由像素驱动电路驱动。

